Multiprocessor DSP Scheduling in System-on-a-chip Architectures

Authors:
Paolo Gai;Luca Abeni;Giorgio Buttazzo
Affiliations:
-;-;-
Venue:
ECRTS '02 Proceedings of the 14th Euromicro Conference on Real-Time Systems
Year:
2002

Citing 0
Cited 8

Real-time Scheduling in Heterogeneous Dual-core Architectures

ICPADS '06 Proceedings of the 12th International Conference on Parallel and Distributed Systems - Volume 2
Holistic analysis of asynchronous real-time transactions with earliest deadline scheduling

Journal of Computer and System Sciences
Signal processing with teams of embedded workhorse processors

EURASIP Journal on Embedded Systems
Globally scheduled real-time multiprocessor systems with GPUs

Real-Time Systems
Real-time task scheduling on heterogeneous two-processor systems

ICA3PP'10 Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing - Volume Part II
Provably good scheduling of sporadic tasks with resource sharing on a two-type heterogeneous multiprocessor platform

OPODIS'11 Proceedings of the 15th international conference on Principles of Distributed Systems
An optimal k-exclusion real-time locking protocol motivated by multi-GPU systems

Real-Time Systems
Real-time scheduling with resource sharing on heterogeneous multiprocessors

Real-Time Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Next generation embedded systems will demand applications with increasing complexity, that a standard uniprocessor microcontroller architecture will likely be unsuited to support. A possible solution to cope with embedded applications with high computational requirementsis to adopt multiple-processor-on-a-chip architectures.This paper discusses the problem of multiprocessor scheduling for asymmetric architectures composed by a general purpose CPU and a DSP. The challenging issue addressed in this work is to verify whether the use of a dedicated processor can effectively enhance the performance of an embedded system still maintaining some kind of real-time guarantee. In particular, we provide a method for increasing the schedulability bound in theconsidered architecture, allowing a more efficient use of the computational resources.