Principles in the Evolutionary Design of Digital Circuits—Part I
Genetic Programming and Evolvable Machines
A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution
ICES '00 Proceedings of the Third International Conference on Evolvable Systems: From Biology to Hardware
ICES '00 Proceedings of the Third International Conference on Evolvable Systems: From Biology to Hardware
ICES '01 Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
Speed enhancement with soft computing hardware
ICANN/ICONIP'03 Proceedings of the 2003 joint international conference on Artificial neural networks and neural information processing
Research on fault-tolerance of analog circuits based on evolvable hardware
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
A new method to find developmental descriptions for digital circuits
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
| Hi-index | 0.00 |
The paper describes the architectural details of a fine-grained Programmable Transistor Array (PTA) architecture and illustrates its use in evolutionary experiments on the synthesis of both analog and digital circuits. A PTA chip was built in CMOS to allow circuits obtained through evolutionary design using a simulated PTA to be immediately deployed and validated in hardware and, moreover, enables a benchmarking and comparison of evolutions carried out via simulations only (extrinsic evolution) with the chip-in-the-loop (intrinsic) evolutions. The evolution of an analog computational circuit and a logical inverter are presented. Synthesis by software evolution found several potential solutions satisfying the a-priory constraints; however, only a fraction of these proved valid when ported to the hardware. The circuits evolved directly in hardware proved stable when ported to different chips. In either case, both software and hardware experiments indicate that evolution can be accelerated when gray-scale (as opposed to binary switches) were used to define circuit connectivity. Overall, only evolution directly in hardware appears to guarantee a valid solution.