Research on fault-tolerance of analog circuits based on evolvable hardware

Authors:
Qingjian Ji;Youren Wang;Min Xie;Jiang Cui
Affiliations:
College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China
Venue:
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Year:
2007

Citing 8
Cited 4

Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Evolutionary Experiments with a Fine-Grained Reconfigurable Architecture for Analog and Digital CMOS Circuits

EH '99 Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware
HereBoy: A Fast Evolutionary Algorithm

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Evolution of Analog Circuits on Field Programmable Transistor Arrays

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Progress And Challenges In Building Evolvable Devices

EH '01 Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware
Experimental Results in Evolutionary Fault-Recovery for Field Programmable

EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
Transistor-level circuit experiments using evolvable hardware

IWINAC'05 Proceedings of the First international work-conference on the Interplay Between Natural and Artificial Computation conference on Artificial Intelligence and Knowledge Engineering Applications: a bioinspired approach - Volume Part II
Promises and challenges of evolvable hardware

IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews

A three-step decomposition method for the evolutionary design of sequential logic circuits

Genetic Programming and Evolvable Machines
Fault-tolerance simulation of brushless motor control circuits

EvoApplications'11 Proceedings of the 2011 international conference on Applications of evolutionary computation - Volume Part II
An adaptive amplifier system for wireless sensor network applications

Journal of Electrical and Computer Engineering
Negative correlation in the frequency responses of a pair of analogue circuits results in possible improvement of fault-tolerant performance

International Journal of Computer Applications in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

For electronic devices especially used in extreme-environment, it is very important to ensure high-reliability and long-lifetime operation; so it is significant to develop fault-tolerant mechanisms by adopting evolutionary algorithm. Based on EHW (evolvable hardware), this paper presents a new FPACA (field programmable analog cell array) which is an evolution-oriented reconfigurable architecture and can implement evolution of both analog and digital functions. Adopting single-chromosome evolutionary algorithm, we establish evolutionary reconfiguration mechanism to research the fault- tolerance of evolutionary analog circuits, such as amplifiers, filters or DAC (digital to analog converters). Comparing to FPTA, FPACA has the advantages of low hardware cost and convenience of software analysis and simulation. By implementing a typical amplifier circuit, we illustrate the fault-tolerance of FPACA analog circuits and the experimental results show the correctness and feasibility of FPACA.