Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey
Journal of VLSI Signal Processing Systems
Run-time reconfigurable systems for digital signal processing applications: a survey
Journal of VLSI Signal Processing Systems
Connection Science - Evolutionary Learning and Optimisation
Hardware evolution of analog speed controllers for a DC motor
GECCO'03 Proceedings of the 2003 international conference on Genetic and evolutionary computation: PartI
Automatic evolution of signal separators using reconfigurable hardware
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
A novel artistic image generation technique: making relief effects through evolution
ISICA'07 Proceedings of the 2nd international conference on Advances in computation and intelligence
Research on fault-tolerance of analog circuits based on evolvable hardware
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
GRACE: generative robust analog circuit exploration
EuroGP'06 Proceedings of the 2006 international conference on Applications of Evolutionary Computing
Hi-index | 0.00 |
Abstract: This paper presents JPL progress in building evolution-oriented reconfigurable devices. It surveys the FPTA family, and presents details of the latest chip, FPTA2, an array of 64 reconfigurable cells that can implement mixed-signal functions, include programmable capacitors and resistors and integrate photodetectors as part of a built-in vision sensor. The chip was fabricated in 0.18 micron CMOS. The paper also discusses some of the challenges in building such chips, as well as lessons learned while evolving circuits.