Buffer management and flow control in the Credit Net ATM host interface

Authors:
C. Kosak;D. Eckhardt;T. Mummert;P. Steenkiste;A. Fisher
Affiliations:
-;-;-;-;-
Venue:
LCN '95 Proceedings of the 20th Annual IEEE Conference on Local Computer Networks
Year:
1995

Citing 0
Cited 6

Fine grain parallel communication on general purpose LANs

ICS '96 Proceedings of the 10th international conference on Supercomputing
Network-Based Multicomputers: A Practical Supercomputer Architecture

IEEE Transactions on Parallel and Distributed Systems
A parallel embedded-processor architecture for ATM reassembly

IEEE/ACM Transactions on Networking (TON)
Copy Emulation in Checksummed, Multiple-Packet Communication

INFOCOM '97 Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution
Experimental Evaluation of ATM Congestion Control Mechanisms

INFOCOM '97 Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution
Efficient computation of packet CRC from partial CRCs with application to the Cells-In-Frames protocol

Computer Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Among the many benefits of ATM networking are the potential for connections with negotiated quality-of-service (QoS) guarantees and application-specific data management at network endpoints. We describe the architecture of a PCI bus host adapter for OC-3 and OC-12 ATM, focusing on challenges in the areas of buffer management and flow control, since these are vital to realizing the bandwidth and QoS potential of ATM endpoint hosts.