Accelerating an IR Automatic Target Recognition Application with FPGAs

Authors:
Jack Jean;Xuejun Liang;Brian Drozd;Karen Tomko
Affiliations:
-;-;-;-
Venue:
FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
1999

Citing 0
Cited 4

Mapping of generalized template matching onto reconfigurable computers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Applications of adaptive computing systems for signal processing challenges

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Executing large algorithms on low-capacity FPGAs using flowpath partitioning and runtime reconfiguration

Microprocessors & Microsystems
Examining the viability of FPGA supercomputing

EURASIP Journal on Embedded Systems

Quantified Score

Hi-index	0.02

Visualization

Abstract

This two-page paper briefly describes the acceleration of an infrared automatic target recognition (IR ATR) application with an FPGA co-processor board, a Giga Operations' G900 board. The application of the IR ATR program which contains multiple rounds of computation is to locate and identify ground vehicles based on a single IR image frame. An FPGA design is developed for the first round which is the most time consuming part. The design explores parallelism at several levels. The achieved performance is reported and analyzed at the end.