PASTA: Partial Scan to Enhance Test Compaction

  • Authors:
  • Irith Pomeranz;Sudhakar M. Reddy

  • Affiliations:
  • -;-

  • Venue:
  • GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

We propose a procedure to select flip-flops for partial scan the reduction of test length. We show that cant reductions in test length can be achieved by this cedure. In addition, experimental results show that using heuristics that target the test length does not have to increase the numbers of flip-flops that need to be scanned in order to achieve a given level of fault coverage. quently, it may be possible to perform partial scan selection targeting the two parameters, test length and fault coverage, without requiring more flip-flops than required for one of the parameters.