ACM Computing Surveys (CSUR)
Petri nets as a common tool for design verification and hardware simulation
DAC '76 Proceedings of the 13th Design Automation Conference
Digital logic modeling system based on MODLAN
DAC '82 Proceedings of the 19th Design Automation Conference
| Hi-index | 0.01 |
The paper presents some aspects of structural, functional and behavioral modeling with MODLAN. MODLAN is especially useful for hierarchical modeling of microprocessor systems. At each design stage a user is provided with MODLAN language constructs enabling the notation of his design concept and its verification through simulation. Algorithmic level, instruction level and chip level of modeling may be distinguished during a design of microprocessor system with MODLAN. Modules interconnection structure definition constructs have been sketched as well as the mechanism for input signals timing dependencies verification. Timed synchronized safe free-choice Petri net is a basis for module's control description. Also data structure may be defined explicitly in the form of data graph.