Petri nets as a common tool for design verification and hardware simulation

Authors:
Pierre Azema;Robert Valette;Michel Diaz
Affiliations:
-;-;-
Venue:
DAC '76 Proceedings of the 13th Design Automation Conference
Year:
1976

Citing 3
Cited 4

Modeling and design description of hierarchical hardware/software systems

DAC '75 Proceedings of the 12th Design Automation Conference
A Comparison of Register Transfer Languages for Describing Computers and Digital Systems

IEEE Transactions on Computers
Macromodular computer systems

AFIPS '67 (Spring) Proceedings of the April 18-20, 1967, spring joint computer conference

Formal Verification of Fault Tolerance Using Theorem-Proving Techniques

IEEE Transactions on Computers
Microprocessor systems modeling with MODLAN

DAC '83 Proceedings of the 20th Design Automation Conference
Design and verification of communication procedures: A bottom-up approach

ICSE '78 Proceedings of the 3rd international conference on Software engineering
Using simulation to test formally verified protocols in complex environments

Mathematical and Computer Modelling: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

An APL simulation is developped in the case of parallel systems which communicate with the environment. This method using interpreted PETRI nets, helps the design verification.