A declarative design approach for combining macrocells by directed placement and constructive routing

  • Authors:

  • C. L. Wardle;C. R. Watson;C. A. Wilson;J. C. Mudge;B. J. Nelson

  • Affiliations:

  • VLSI Program, CSIRO, Adelaide, South Australia;VLSI Program, CSIRO, Adelaide, South Australia;VLSI Program, CSIRO, Adelaide, South Australia;VLSI Program, CSIRO, Adelaide, South Australia;VLSI Program, CSIRO, Adelaide, South Australia

  • Venue:
  • DAC '84 Proceedings of the 21st Design Automation Conference
  • Year:
  • 1984

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes Sprint, an IC design system. Sprint is an integrated, hierarchical approach to VLSI design. All nodes (cells) in the hierarchy are abstracted in terms of their structural, electrical, and functional properties. Cells may be of arbitrary size and aspect ratio. The relative placement of cells is specified by the designer, and signal and power routing is automatically generated. Sprint has been successfully used by a six-person team to design a 100,000 transistor chip. The chip has been fabricated in a 2.5 micron, double layer metal, HMOS process.