Introduction to VLSI Systems
Hi-index | 0.00 |
Simulation, inteconnection verification, design Rules Checking, need a data base corresponding to the electrical graph of the circuit layout to be verified. We present an interactive electrical graph extractor, based on EMILIE2 CAD system *, working during the layout design and avoiding the use of an off line extractor.