The simulation of a pipelined event set processor

  • Authors:
  • John Craig Comfort;Anita Miller

  • Affiliations:
  • -;-

  • Venue:
  • WSC '81 Proceedings of the 13th conference on Winter simulation - Volume 2
  • Year:
  • 1981

Quantified Score

Hi-index 0.00

Visualization

Abstract

The availability of inexpensive, sophisticated processing elements affords the computer system designer the opportunity to create tailored computer systems for specialized applications. In this paper, the authors present a design for a discrete event simulation computer, in which event set manipulation is performed by a pipelined set of microprocessors. A simulation model for the system is presented and the selection of optimal parameters for the system are discussed. The results of the simulation and suggestions for further research are presented.