Computer Interconnection Structures: Taxonomy, Characteristics, and Examples
ACM Computing Surveys (CSUR)
Experimental polyprocessor system (EPOS)—operating system
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
Optimal processor interconnection topologies
ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
A high level multi-lingual multiprocessor KMP/II
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
Experimental polyprocessor system (EPOS)—operating system
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
An introduction to network computers
ACM '82 Proceedings of the ACM '82 conference
Multiprocessor hardware: An architectural overview
ACM '80 Proceedings of the ACM 1980 annual conference
Communication Structures for Large Networks of Microcomputers
IEEE Transactions on Computers
Micros, A Distributed Operating System for Micronet, A Reconfigurable Network Computer
IEEE Transactions on Computers
| Hi-index | 0.01 |
The Experimental Polyprocessor System (EPOS) is described. It is a new computer system based on the concept of the polyprocessor and is intended to obtain a high degree of extensibility, cost/performance, adaptability and reliability. EPOS is composed of computing modules, input/output modules, and shared memory modules which are connected by multiple independent common buses. Modules and system buses can be added or deleted freely to provide a high degree of extensibility. The computing module is using a 7000-gate LSI computing element PULCE and provides extensive support for user and dynamic microprogramming. The input/output modules and the computing modules are connected equally to the system buses, and the same addressing mechanism is applied to them.