Software-Managed Address Translation

Authors:
B. Jacob;T. Mudge
Affiliations:
-;-
Venue:
HPCA '97 Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture
Year:
1997

Citing 0
Cited 21

Options for dynamic address translation in COMAs

Proceedings of the 25th annual international symposium on Computer architecture
Hardware-software trade-offs in a direct Rambus implementation of the RAMpage memory hierarchy

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
A look at several memory management units, TLB-refill mechanisms, and page table organizations

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
Tolerating late memory traps in ILP processors

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
A fully associative software-managed cache design

Proceedings of the 27th annual international symposium on Computer architecture
Recency-based TLB preloading

Proceedings of the 27th annual international symposium on Computer architecture
Uniprocessor Virtual Memory without TLBs

IEEE Transactions on Computers
The Impulse Memory Controller

IEEE Transactions on Computers
Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Virtual Memory: Issues of Implementation

Computer
Virtual Memory in Contemporary Microprocessors

IEEE Micro
Access Control Mechanisms in a Distributed, Persistent Memory System

IEEE Transactions on Parallel and Distributed Systems
Coupling compiler-enabled and conventional memory accessing for energy efficiency

ACM Transactions on Computer Systems (TOCS)
Tolerating Late Memory Traps in Dynamically Scheduled Processors

IEEE Transactions on Computers
Moving Address Translation Closer to Memory in Distributed Shared-Memory Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
Architectural support for operating system-driven CMP cache management

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Software-based instruction caching for embedded processors

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
DLL-conscious instruction fetch optimization for SMT processors

Journal of Systems Architecture: the EUROMICRO Journal
Inter-core cooperative TLB for chip multiprocessors

Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems
Enigma: architectural and operating system support for reducing the impact of address translation

Proceedings of the 24th ACM International Conference on Supercomputing
Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.01

Visualization

Abstract

Scalable Flat Cache Only Memory Architectures (Flat COMA) are designed for reduced memory access latencies while minimizing programmer and operating system involvement. Indeed, to keep memory access latencies low, neither the programmer needs to perform ...