Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs

Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systems

IMS '00 Revised Papers from the Second International Workshop on Intelligent Memory Systems

Exploiting soft redundancy for error-resilient on-chip memory design

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Increasing cache capacity through word filtering

Proceedings of the 21st annual international conference on Supercomputing

Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Moguls: a model to explore the memory hierarchy for bandwidth improvements

Proceedings of the 38th annual international symposium on Computer architecture