A method in CMOS analog circuit optimization by genetic algorithm
IMCAS'09 Proceedings of the 8th WSEAS international conference on Instrumentation, measurement, circuits and systems
A design method in CMOS operational amplifier optimization based on adaptive genetic algorithm
WSEAS Transactions on Circuits and Systems
Hi-index | 0.00 |
An analog design methodology taking advantages of design of experiments for global optimization purposes is described. Starting with hierarchically based topology, this approach largely reduces simulation cost to reach an efficient result with regards to a user-defined objective function. The design of a fully BiCMOS low noise amplifier is detailed as an example: among the roughly 8200 possible combinations, only fifty simulations lead to what might be the best architecture. A test chip demonstrates the methodology ability to extrapolate high performance circuits.