Implementation of Cryptographic Applications on the Reconfigurable FPGA Coprocessor microEnable

Authors:
H. Singpiel;H. Simmler;A. Kugel;R. Manner;A. C. C. Vieira;F. Galvez-Durand;J. M. S. de Alcantara;V. C. Alves
Affiliations:
-;-;-;-;-;-;-;-
Venue:
SBCCI '00 Proceedings of the 13th symposium on Integrated circuits and systems design
Year:
2000

Citing 0
Cited 3

An ASIC implementation of low power and high throughput blowfish crypto algorithm

Microelectronics Journal
Impact of high-level transformations within the ROCCC framework

ACM Transactions on Architecture and Code Optimization (TACO)
DRIL– a flexible architecture for blowfish encryption using dynamic reconfiguration, replication, inner-loop pipelining, loop folding techniques

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nowadays, higher demand and greater awareness on security problems lend to the study of more secure, high performance, reliable and flexible systems. To meet these demands the implementation of the Blowfish algorithm in the commercial FPGA coprocessor microEnable has been chosen to present the high performance of such FPGA based reconfigurable systems. In this paper we demonstrate, how such a system can be used to enhance the speed of cryptographic computation dramatically. We show that by using this FPGA design the Blowfish computation can be increased in speed almost by a factor of 10. The achieved results lead to the general conclusion that the use of an FPGA coprocessor is ideally suited for the execution of cryptographic algorithms regarding to execution time and flexible usage.