Characterizing Individual Gate Power Sensitivity in Low Power Design

  • Authors:
  • U. Narayanan;G. Stamoulis;R. K. Roy

  • Affiliations:
  • -;-;-

  • Venue:
  • VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
  • Year:
  • 1999

Quantified Score

Hi-index 0.02

Visualization

Abstract