U. Narayanan;G. Stamoulis;R. K. Roy
-;-;-
A static estimation technique of power sensitivity in logic circuits
Proceedings of the 38th annual Design Automation Conference