Prioritized Prime Implicant Patterns Puzzle for Novel Logic Synthesis and Optimization

Authors:
Kuo-Hsing Cheng;Shun-Wen Cheng
Affiliations:
Department of Electrical Engineering, Tamkang University, TAIWAN;-
Venue:
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Year:
2002

Citing 1
Cited 0

Logic synthesis for large pass transistor circuits

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Compare CMOS Logic with Pass-Transistor Logic, a question was raised in our mind: "Does any rule exist that contains all good?" This paper reveals novel logic synthesis and optimization procedures for full swing arbitrary logic function. The novel procedures are called Prioritized Prime Implicant Patterns Puzzle (PPIPP). Following the proposed procedures, we can get a new hybrid high performance logic circuit family, which has low power consumption, low power-delay product, area efficiency and suitable for low supply voltage. It has full swing signal in all nodes and high robustness against transistor downsizing and voltage scaling.