Architectural design and realization of a single-chip Viterbi decoder

Authors:
M. Biver;H. Kaeslin;C. Tommasini
Affiliations:
-;-;-
Venue:
Integration, the VLSI Journal
Year:
1989

Citing 0
Cited 1

DVB-DSNG modem high level synthesis in an optimized latency insensitive system context

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract