Considerations for Implementing IEEE 1149.1 on System-on-a-Chip Integrated Circuits

Authors:
Steven F. Oakland
Affiliations:
-
Venue:
ITC '00 Proceedings of the 2000 IEEE International Test Conference
Year:
2000

Citing 1
Cited 4

An IEEE 1149.1-Based Test Access Architecture for ICs with Embedded Cores

Proceedings of the IEEE International Test Conference

Multi-TAP Controller Architecture for Digital System Chips

Journal of Electronic Testing: Theory and Applications
File System Interfaces for Embedded Software Development

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Embedded software debugging using virtual filesystem abstractions

Journal of Systems Architecture: the EUROMICRO Journal
An efficient link controller for test access to IP core-based embedded system chips

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper addresses four issues associated with usingIEEE Standard 1149.1 on system-on-a-chip integrated circuits(SOC ICs). First, a new, simplified method for accessingdebug registers in processor cores embedded within ICsis presented. Second, structural information required byhardware/software processor development tools is presented.Third, issues associated with boundary-scandescription language (BSDL) are discussed. Finally, highspeedboundary-scan cells that avoid a multiplexer delayare presented.