A data alignment technique for improving cache performance

Authors:
Affiliations:
Venue:
ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Year:
1997

Citing 0
Cited 5

How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Improving Cache Effectiveness through Array Data Layout Manipulation in SAC

IFL '00 Selected Papers from the 12th International Workshop on Implementation of Functional Languages
Instruction code mapping for performance increase and energy reduction in embedded computer systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Using Padding to Optimize Locality in Scientific Applications

ICCS '08 Proceedings of the 8th international conference on Computational Science, Part I
Exploiting statistical information for implementation of instruction scratchpad memory in embedded system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We address the problem of improving the data cache performance of numerical applications-specifically, those with blocked (or tiled) loops. We present DAT, a data alignment technique utilizing array-padding, to improve program performance through minimizing cache conflict misses. We describe algorithms for selecting tile sizes for maximizing data cache utilization, and computing pad sizes for eliminating self-interference conflicts in the chosen tile. We also present a generalization of the technique to handle applications with several tiled arrays. Our experimental results comparing our technique with previous published approaches on machines with different cache configurations show consistently good performance on several benchmark programs, for a variety of problem sizes.