An efficient class of SEC-DED-AUED codes

Authors:
D. K. Bhattacharryya;S. Nandi
Affiliations:
-;-
Venue:
ISPAN '97 Proceedings of the 1997 International Symposium on Parallel Architectures, Algorithms and Networks
Year:
1997

Citing 0
Cited 2

Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes

Journal of Electronic Testing: Theory and Applications
A wireless infrared system using a dual-band receiver and a pulse width on---off keying modulation scheme

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, an efficient method for constructing a class of Single Error Correcting and Double Error Detecting and All Unidirectional Error Detecting (SEC-DED-AUED) codes has been presented. The encoding/decoding algorithms proposed with this method can be implemented with a simple and faster hardware. Also, in ROM based implementation, it results in significant saving of word-length. This scheme in general, needs less or equal number of check bits.