Embedded Zero Wavelet Coefficient Coding Method for FPGA Implementation of Video Codec in Real-Time Systems

Authors:
Kazimierz Wiatr;Pawe Russek
Affiliations:
-;-
Venue:
ITCC '00 Proceedings of the The International Conference on Information Technology: Coding and Computing (ITCC'00)
Year:
2000

Citing 4
Cited 1

Wavelets and subband coding

Wavelets and subband coding
Arithmetic coding revisited

ACM Transactions on Information Systems (TOIS)
Dedicated Hardware Processors for a Real-Time Image Data Pre-processing Implemented in FPGA Structure

ICIAP '97 Proceedings of the 9th International Conference on Image Analysis and Processing-Volume II
A new, fast, and efficient image codec based on set partitioning in hierarchical trees

IEEE Transactions on Circuits and Systems for Video Technology

A real-time wavelet-domain video denoising implementation in FPGA

EURASIP Journal on Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The issues of video coding based on exceptionally suitable for SHD format Shapiro EZW (Embedded Zero Wavelet) algorithm is discussed in this paper. The main aspect is a possibility of building a real time system, which is able to process the algorithm. Thus, a dedicated architecture for the purpose is concerned. The method presented below is based on EZW method modified such a way to simplify hardware architecture dedicated for its executing. Such a simplification allows using FPGA technology as a target platform for the system.The MISD (Multiple Instruction-stream Single Data-stream) architecture is proposed as a solution of the problem. The architecture is characterized by high-speed execution of the EZW algorithm. Simplicity and performance classify the algorithm for implementation in high capacity programmable FPGA structures. The presented paper is an author's contribution in world's development of custom computing machines - CCM.