Power and Performance Fitting in Nanometer Design

Authors:
Toshinori Sato;Takenori Koushiro;Akihiro Chiyonobu;Itsujiro Arita
Affiliations:
-;-;-;-
Venue:
IWIA '02 Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02)
Year:
2002

Citing 0
Cited 3

Reducing Energy Consumption via Low-Cost Value Prediction

PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation
A trace-level value predictor for Contrail processors

ACM SIGARCH Computer Architecture News
Investigating heterogeneous combination of functional units for a criticality-based low-power processor architecture

ISICT '04 Proceedings of the 2004 international symposium on Information and communication technologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

Advances in semiconductor technology have several impacts on processor design. One impact is that faster clock rates and slower wires will limit the number of transistors reachable in a single cycle. Another impact is that power management is becoming ...