Speeding up SAT for EDA

Authors:
S. Pilarski;G. Hu
Affiliations:
Synopsys, Inc. 19500 NW Gibbs Dr, Beaverton OR;Synopsys, Inc. 19500 NW Gibbs Dr, Beaverton OR
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

SAT with partial clauses and back-leaps

Proceedings of the 39th annual Design Automation Conference
Minimizing Learned Clauses

SAT '09 Proceedings of the 12th International Conference on Theory and Applications of Satisfiability Testing
Towards accelerating irregular EDA applications with GPUs

Integration, the VLSI Journal
Zchaff2004: an efficient SAT solver

SAT'04 Proceedings of the 7th international conference on Theory and Applications of Satisfiability Testing

Hi-index	0.00