A Video Compression Case Study on a Reconfigurable VLIW Architecture

Authors:
D. Rizzo;O. Colavin
Affiliations:
AST San Diego Lab, STMicroelectronics, Inc.;AST San Diego Lab, STMicroelectronics, Inc.
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 2

An FPGA-based VLIW processor with custom hardware execution

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
A survey of programmable and dedicated approaches in VLSI architecture design for real-time video processing

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we investigate the benefits of a flexible,application-specific instruction set by adding a run-timeReconfigurable Functional Unit (RFU) to a VLIWprocessor. Preliminary results on the motion estimationstage in an MPEG4 video encoder are presented. Withthe RFU modeled at functional level and under realisticassumptions on execution latency, technology scaling andreconfiguration penalty, we explore different RFUinstructions at fine-grain (instruction-level) and coarse-grain(loop-level) granularity to speedup the applicationexecution. The memory bandwidth bottleneck, typical forstreaming applications, is alleviated through thecombined adoption of custom prefetch patterninstructions and an extent of local memory. Performanceevaluations indicate up to 8x improvement, with loop-leveloptimizations is achieved under variousarchitectural assumptions.