Parallel Architectures and Algorithms for Image Component Labeling
IEEE Transactions on Pattern Analysis and Machine Intelligence
An Effective Memory--Processor Integrated Architecture for Computer Vision
ICPP '97 Proceedings of the international Conference on Parallel Processing
Implementations of a Feature-Based Visual Tracking Algorithm on Two MIMD Machines Mark Bernd
ICPP '97 Proceedings of the international Conference on Parallel Processing
Architecture and applications of the HiPAR video signal processor
IEEE Transactions on Circuits and Systems for Video Technology
A dynamic reconfigurable hardware/software architecture for object tracking in video streams
EURASIP Journal on Embedded Systems
| Hi-index | 0.00 |
This paper describes the implementation of a feature-based visual tracking algorithm on a SIMD MasPar MP-1 and the mixed-mode PASM prototype. The sequential algorithm is introduced and a parallel version of the algorithm is described. Aspects of the mapping of this algorithm onto both machines are presented. Real image data was used to obtain timing results for all experiments. For the SIMD implementation, the performance of each subtask of the algorithm is measured as a function of submachine size used. For the subtask of finding the best match of a feature in an image, different implementations using architectural properties are compared, and a load balancing approach is examined. For the mixed-mode implementation, the best execution mode for each subtask is determined and the results are analyzed.