An Effective Memory--Processor Integrated Architecture for Computer Vision

Authors:
Youngsik Kim;Tack-Don Han;Shin-Dug Kim;Sung-Bong Yang
Affiliations:
-;-;-;-
Venue:
ICPP '97 Proceedings of the international Conference on Parallel Processing
Year:
1997

Citing 3
Cited 1

Computer and Robot Vision

Computer and Robot Vision
Processing in Memory: The Terasys Massively Parallel PIM Array

Computer
EXECUBE-A New Architecture for Scaleable MPPs

ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01

SIMD and Mixed-Mode Implementations of a Visual Tracking Algorithm

IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper an effective memory-processor integrated architecture, called memory_based processor array (MPA), for computer vision is proposed. The MPA can be easily attached into any host system via memory interface. In order to measure the impact of the memory interface structure an analytical model is derived. The performance improvement on the proposed model for the memory interface architecture of the MPA system can be 6% - 40% for vision tasks consisting of sequential and data parallel tasks. The asymptotic time complexities of the mapping algorithms are evaluated to verify the cost-effectiveness and the efficiency of the MPA system.