Evaluating Low-Cost Fault-Tolerance Mechanism for Microprocessors on Multimedia Applications

  • Authors:
  • Toshinori Sato;Itsujiro Arita

  • Affiliations:
  • -;-

  • Venue:
  • PRDC '01 Proceedings of the 2001 Pacific Rim International Symposium on Dependable Computing
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, we evaluate a low-cost fault-tolerancemechanism for microprocessors, which can detect andrecover from transient faults, using multimedia applications.There are two driving force to study fault-tolerance techniques for microprocessors.One is deep submicron fabrication technologies.Future semiconductor technologiescould become more susceptible to alpha particles and othercosmic radiation.The other is increasing popularity of mobileplatforms.Recently cell phones are used for applications which are critical to our financial security, such as flight ticketreservation, mobile banking, and mobile trading.In such applications, it is expected that computer systems will alwayswork correctly.From these observations, we have proposed a mechanism which is based on instruction reissue technique for incorrect data speculation recovery and utilizes time redundancy.Unfortunately, we found significant performanceloss when we evaluated the proposal using SPEC2000 benchmark suit.In this paper, we evaluate it using Media Bench which contains more practical mobile applications than SPEC2000.