Validating Real-Time Constraints in Embedded Systems

  • Authors:
  • R. K. Shyamasundar;J. V. Aghav

  • Affiliations:
  • -;-

  • Venue:
  • PRDC '01 Proceedings of the 2001 Pacific Rim International Symposium on Dependable Computing
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

There is a growing demand for software tools that canassist in designing, analyzing and validating embeddedreal-time system applications.ESTEREL a synchronouslanguage, is widely used in the development of embeddedsystems and hardware/software codesign.In this paper,we describe a method that uses timed annotations for ESTEREL programs that makes it possible to predict the Timing constraints required to be satisfied by the embeddedsystem. Using the specified annotations and the programmingenvironment of ESTEREL we describe a method and a tool for validating the concrete realization relative to time-annotatedESTEREL specifications.Also, the method derives time constraints to be satisfied by the concrete architecturesfor realizing the logical specification. We shall illustratethe technique with examples as well as the structureof the tool implemented.