Design and Implementation of An Integrated Snooping Data Cache

Authors:
Gaetano Borriello;Susan J. Eggers;Randy H. Katz;Harry McKinley;Charles Perkins;Walter S Scott;Robert G. Sheldon;Shaun Whalen;David A. Wood
Affiliations:
-;-;-;-;-;-;-;-;-
Venue:
Design and Implementation of An Integrated Snooping Data Cache
Year:
1984

Citing 0
Cited 2

Multiprocessor cache synchronization: issues, innovations, evolution

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
A progress report on SPUR: February 1, 1987

ACM SIGARCH Computer Architecture News

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe the design and single chip implementation of a small data cache memory and associated controllers. The chip can be used as a building block of a multiprocessor system, positioned between the main memory bus and an individual processor. It implements an ownership- based cache consistency protocol. The chip has been designed to be interfaced to the MultiBus system bus and the Motorola 68000 processor. In this paper, we present our cache consistency protocol and its evaluation, and the chip architecture, design decisions, and implementation details.