Functional Specification and Simulation of a Floating Point

  • Authors:

  • Glenn D. Adams

  • Affiliations:

  • -

  • Venue:
  • Functional Specification and Simulation of a Floating Point
  • Year:
  • 1987

Quantified Score

Hi-index 0.00

Visualization

Abstract

This report describes the internal organization of the SPUR floating point chip. The primary representation of the FPU microarchitecture is its functional level executable hardware description. This description serves as the primary chip design verification tool at both the functional and the layout levels. The text of this paper gives the operation sequence for the chip''s instructions and details its datapath and control structures.