Verifying Adder Circuits Using Powerlists

Authors:
William Adams
Affiliations:
-
Venue:
Verifying Adder Circuits Using Powerlists
Year:
1994

Citing 0
Cited 3

Powerlist: a structure for parallel recursion

ACM Transactions on Programming Languages and Systems (TOPLAS)
Mechanical Verification of Adder Circuits using Rewrite RuleLaboratory

Formal Methods in System Design
Coverset induction with partiality and subsorts: a powerlist case study

ITP'10 Proceedings of the First international conference on Interactive Theorem Proving

Quantified Score

Hi-index	0.00

Visualization

Abstract

We define the ripple-carry and the carry-lookahead adder circuits in the powerlist notation and we use the powerlist algebra to prove that these circuits correctly implement addition for natural numbers represented as bit vectors.