Formal verification of vhdl designs using temporal logics

Authors:
Subash Shankar;James R. Slagle
Affiliations:
-;-
Venue:
Formal verification of vhdl designs using temporal logics
Year:
1998

Citing 0
Cited 1

A Semantic Model of Real-Time UML

ICFEM '02 Proceedings of the 4th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract