Lifetime validation of digital systems via fault modeling and test generation

Authors:
Hussain Said Al-Asaad;John P. Hayes
Affiliations:
-;-
Venue:
Lifetime validation of digital systems via fault modeling and test generation
Year:
1998

Citing 0
Cited 2

Logic Design Validation via Simulation and Automatic Test Pattern Generation

Journal of Electronic Testing: Theory and Applications
A novel mutation-based validation paradigm for high-level hardware descriptions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract