Evolution of synthetic RTL benchmark circuits with predefined testability
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Challenges of evolvable hardware: past, present and the path to a promising future
Genetic Programming and Evolvable Machines
Towards self-configuring evolvable FPGA using feedback cross-checking
KES'06 Proceedings of the 10th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part I
Hi-index | 0.00 |
The evolution of circuits with on-line built-in self-test isattempted in simulation for a full adder, a two bit multiplierand an edge triggered D-Latch. Results show that evolveddesigns perform full diagnosis using less or equal numberof components than hand-designed equivalents.