Support for Efficient Programming on the SB-PRAM
International Journal of Parallel Programming
Asynchrony in parallel computing: from dataflow to multithreading
Progress in computer research
Asynchrony in parallel computing: from dataflow to multithreading
Progress in computer research
A survey of processors with explicit multithreading
ACM Computing Surveys (CSUR)
Fpga-based prototype of a pram-on-chip processor
Proceedings of the 5th conference on Computing frontiers
An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing
Proceedings of the 45th annual Design Automation Conference
Mesh-of-trees and alternative interconnection networks for single-chip parallelism
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Outline of RISC-based core for multiprocessor on chip architecture supporting moving threads
CompSysTech '09 Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing
MVTsim: software simulator for multicore on chip parallel computer architectures
CompSysTech '09 Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing
Efficient multiple assignment to database tables
AIKED'10 Proceedings of the 9th WSEAS international conference on Artificial intelligence, knowledge engineering and data bases
Rethinking database updates using a multiple assignment-based approach
WSEAS Transactions on Computers
| Hi-index | 0.00 |
The SB-PRAM is a massively parallel, uniform memoryaccess (UMA) shared memory computer. The main ideas ofthe design are multithreading on instruction level, hashingof the address space, and combining in the butterfly network.We have built a first research prototype with 4 physicalprocessors, thus 128 virtual processors, to demonstratethe feasibility of the concept.The programming environment consists of a FORK compilerfor specifying PRAM programs, an extended C compiler,and the P4 library. The machine runs a paralleloperating system which provides program execution andI/O system calls. The SB-PRAM allows for efficient programswith predictable performance. Some examples arepresented. The 4 processor prototype is the first step towardsa 128 processor machine for which we are adaptingthe existing hardware.