A System-on-Chip Implementation of the IEEE 802.11a MAC Layer

Authors:
Goran Panic;Daniel Dietterle;Zoran Stamenkovic;Klaus Tittelbach-Helmrich
Affiliations:
-;-;-;-
Venue:
DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Year:
2003

Citing 0
Cited 5

Effective Co-Verification of IEEE 802.11a MAC/PHY Combining Emulation and Simulation Technology

ANSS '05 Proceedings of the 38th annual Symposium on Simulation
SystemClick: a domain-specific framework for early exploration using functional performance models

Proceedings of the 45th annual Design Automation Conference
Dynamically reconfigurable hardware-software architecture for partitioning networking functions on the SoC platform

Journal of Systems and Software
Implementing a software-based 802.11 MAC on a customized platform

CCNC'09 Proceedings of the 6th IEEE Conference on Consumer Communications and Networking Conference
A modular reference application for IEEE 802.11n wireless LAN MACs

ICC'09 Proceedings of the 2009 IEEE international conference on Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work presents an architectural solution for theIEEE 802.11a MAC layer on-chip implementation. Thecomplete implementation flow is presented as well assome unique solutions implemented using an architecturethat exploits dedicated hardware for timing critical tasks.The system is completely integrated into a single chip andthe implementation results are presented.