A case study of mapping a software-defined radio (SDR) application on a reconfigurable DSP core

Authors:
Behzad Mohebbi;Eliseu Chavez Filho;Rafael Maestre;Mark Davies;Fadi J. Kurdahi
Affiliations:
Morpho Technologies Inc, Irvine, CA;Morpho Technologies Inc, Irvine, CA;Morpho Technologies Inc, Irvine, CA;Morpho Technologies Inc, Irvine, CA;University of California, Irvine, CA
Venue:
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2003

Citing 2
Cited 4

Feedforward architectures for parallel Viterbi decoding

Journal of VLSI Signal Processing Systems - Parallel processing on VLSI arrays
Seeking Solutions in Configurable Computing

Computer

The sandbridge SB3011 platform

EURASIP Journal on Embedded Systems
An overview of reconfigurable hardware in embedded systems

EURASIP Journal on Embedded Systems
Trends in low power handset software defined radio

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
Cognitive Aeronautical Communication System

International Journal of Interdisciplinary Telecommunications and Networking

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a case study involving the implementation of a complete Wideband CDMA (WCDMA) digital receiver part of an AMR channel onto a reconfigurable core. WCDMA is one of the two major standards for the third generation (3G) cellular systems. Traditionally most of the receiver components were confined to ASIC implementation for performance, size and power consumption reasons. The MS1 reconfigurable DSP core provides both a microprocessor and reconfigurable fabric as well as a variety of peripherals. The various functions of the receiver were mapped onto different core components. The complete system was tested both in simulation as well as on a hardware platform comprising a silicon implementation of the MS1 DSP core.