NAUTILE: a safe environment for silicon compilation

Authors:
P. Bondono;A. A. Jerraya;A. Hornik;B. Courtois;D. Bonifas
Affiliations:
Laboratoire TIM3/IMAG, 46 Av. F. Viallet, 38031 Grenoble Cedex, France;Laboratoire TIM3/IMAG, 46 Av. F. Viallet, 38031 Grenoble Cedex, France;Laboratoire TIM3/IMAG, 46 Av. F. Viallet, 38031 Grenoble Cedex, France;Laboratoire TIM3/IMAG, 46 Av. F. Viallet, 38031 Grenoble Cedex, France;Laboratoire IBM de Corbeil-Essonnes, 91102 Corbeil-Essonnes Cedex, France
Venue:
EURO-DAC '90 Proceedings of the conference on European design automation
Year:
1990

Citing 7
Cited 0

CASE environments for design automation

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Protection and versioning for OCT

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
A notation for describing multiple views of VLSI circuits

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
A version server for computer-aided design data

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
VLSI CAD tool integration using the Ulysses environment

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Principles of the SYCO compiler

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
VLSI Layout as Programming

ACM Transactions on Programming Languages and Systems (TOPLAS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper deals with an environment for IC's layout, to act as a framework for the design of module generators for behavioral silicon compilation.It is built around an object oriented data manager that handles hierarchical design, and multiple representations, with emphasis on a safe design methodology. This manager also allows the use of externally defined elements, and the integration of tools written for other systems.