CGE: automatic generation of controllers in the CATHEDRAL-II silicon compiler

Authors:
J. Zegers;P. Six;J. Rabaey;H. De Man
Affiliations:
IMEC, Kapeldreef 75, B-3030 Leuven (Belgium);IMEC, Kapeldreef 75, B-3030 Leuven (Belgium);U.C. Berkeley;Katholieke Universiteit Leuven
Venue:
EURO-DAC '90 Proceedings of the conference on European design automation
Year:
1990

Citing 2
Cited 1

An intelligent module generator environment

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Logic Minimization Algorithms for VLSI Synthesis

Logic Minimization Algorithms for VLSI Synthesis

A unified scheduling model for high-level synthesis and code generation

EDTC '95 Proceedings of the 1995 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the efforts done within the framework of the CATHEDRAL-II silicon compiler towards automatic controller generation. The program CGE (Controller Generation Environment) maps a microcode description generated by Atomics, an RT scheduler, onto a target controller architecture. The program produces logic, structure and layout descriptions of the constituent blocks. The controller architecture has been chosen to suit most of the audio, speech, telecom and back-end image processing real time algorithms (throughputs up to 1 MHs).