Saunders Mac Lane;Dirk Siefkes
Univ. of Chicago, Chicago, IL;Technische Univ., Berlin, Germany
Optimization of synchronous circuits
Logic Synthesis and Verification
Rewriting models of boolean programs
RTA'06 Proceedings of the 17th international conference on Term Rewriting and Applications