Forbidden transition free crosstalk avoidance CODEC design
Proceedings of the 45th annual Design Automation Conference
A bit-stuffing algorithm for crosstalk avoidance in high speed switching
INFOCOM'10 Proceedings of the 29th conference on Information communications
Scalable codeword generation for coupled buses
Proceedings of the Conference on Design, Automation and Test in Europe
Efficient on-chip crosstalk avoidance CODEC design
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fibonacci codes for crosstalk avoidance
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
As the CMOS technology scaled down to deep sub-micronlevel, the crosstalk effects due to the coupling capacitancebetween interconnection lines has become one of themain performance limiting factors. Several methods suchas those based on routing strategies, skewing the timing ofsignals on adjacent wires, interleaving mutually exclusivebuses, precharging the bus, and bus encoding technique,have been proposed to eliminate/reduce the crosstalk delay.In this work, we propose a bus encoding technique usinga variant of binary Fibonacci representation to preventcrosstalk delay and give a recursive procedure to generatecrosstalk delay free binary Fibonacci codewords. We showthat m-bit crosstalk delay free binary Fibonacci codewordsare used to encode [log2(Fm+2)]-bit bus, where Fm+2 is the (m + 2)th Fibonacci number.So, a 32-bit bus can beencoded using 46-bit crosstalk delay free binary Fibonaccicodewords.