Low-Power CMOS Interface for Recording and Processing Very Low Amplitude Signals

Authors:
A. Harb;Y. Hu;M. Sawan;A. Abdelkerim;M. M. Elhilali
Affiliations:
Department of Electrical Engineering, PolySTIM Neurotechnologies Laboratory, École Polytechnique de Montréal, Montreal (QC), Canada;Department of Electrical Engineering, PolySTIM Neurotechnologies Laboratory, École Polytechnique de Montréal, Montreal (QC), Canada;Department of Electrical Engineering, PolySTIM Neurotechnologies Laboratory, École Polytechnique de Montréal, Montreal (QC), Canada. mohamad.sawan@polymtl.ca;Urology Department, McGill University;Urology Department, McGill University
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2004

Citing 0
Cited 6

Wireless monitoring of electrode-tissues interfaces for long term characterization

Analog Integrated Circuits and Signal Processing
Current mode instrumentation amplifier with rail-to-rail input and output

Analog Integrated Circuits and Signal Processing
Design strategies for multi-channel low-noise recording systems

Analog Integrated Circuits and Signal Processing
A programmable full clock rectifier and sample-and-hold amplifier for biomedical applications

Analog Integrated Circuits and Signal Processing
A low-power referenceless clock and data recovery circuit with clock-edge modulation for biomedical sensor applications

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
A novel data transfer technique for bio-implantable devices through the inductive power transfer link

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper, we describe a low-power low-voltage CMOS very low signal acquisition analog front-end of sensor electronic interfaces. These interfaces are mainly dedicated to biomedical implantable devices. In this work, we focus on the implantable bladder controller. Since the nerve signal has very low amplitude and low frequency, it is, at first fed to a low-voltage chopper amplifier to reduce the flicker (1/f) noise and then amplified with a programmable gain high CMRR instrumentation amplifier. This is followed by an analog signal processing circuit to rectify and bin-integrate (RBI) the amplified signal. The resulting RBI is then converted to digital and transferred to the implant's central processor where information about bladder can be extracted. The numerous analog modules of the system have been implemented in CMOS 0.35 μm, 3.3 V technology. The design, simulation and measurement results of the proposed interface are presented. At supply voltage of 2.2 V the power dissipation is less than 1.4 mW, the input equivalent noise is 56 nV/\sqrt{\rm Hz} and the error in RBI calculation is less than 0.15%.