Evaluation of Memory Built-in Self Repair Techniques for High Defect Density Technologies

Authors:
Lorena Anghel;Nadir Achouri;Michael Nicolaidis
Affiliations:
-;-;-
Venue:
PRDC '04 Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'04)
Year:
2004

Citing 0
Cited 3

Memory Defect Tolerance Architectures for Nanotechnologies

Journal of Electronic Testing: Theory and Applications
Low-power multimedia system design by aggressive voltage scaling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and analysis of low power image filters toward defect-resilient embedded memories for multimedia socs

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memory Built In Self Repair (BISR) is gaining importance since several years. New fault tolerance approaches are mandatory to cope with increasing defect levels affecting memories produced with current and upcoming nanometric CMOS process. This problem will be exacerbated with nanotechnologies, where defect densities are predicted to reach levels that are several orders of magnitude higher than in current CMOS technologies. This work presents an evaluation of the area cost and yield of BISR architectures addressing memories affected by high defect densities. Statistical fault injection simulations were conducted on several memories. The obtained results show that BISR architectures can be used for future high defect technologies, providing close to 100% memory yield, by means of reasonable hardware cost.