Shade: a fast instruction-set simulator for execution profiling
SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
An evaluation of memory consistency models for shared-memory systems with ILP processors
Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
The Augmint multiprocessor simulation toolkit for Intel x86 architectures
ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
A Simulation Tool for Evaluating Shared Memory Systems
ANSS '03 Proceedings of the 36th annual symposium on Simulation
MICA: A Memory and Interconnect Simulation Environment for Cache-Based Architectures
SS '00 Proceedings of the 33rd Annual Simulation Symposium
A Portable Programming Interface for Performance Evaluation on Modern Processors
International Journal of High Performance Computing Applications
Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques
ACM Transactions on Architecture and Code Optimization (TACO)
| Hi-index | 0.00 |
To enable optimizations in memory access behavior ofhigh performance applications, cache monitoring is a crucialprocess. Simulation of cache hardware is needed in orderto allow research for non-existing cache architectures,and on the other hand, to get more insight into metrics notmeasured by hardware counters in existing processors.One focus of EP-Cache, a project investigating efficientprogramming on cache architectures, is on developingcache monitoring hardware to give precise informationabout the cache behavior of OpenMP applications on SMPmachines. As the hardware is still in an early state of development,getting experience with the monitoring software infrastructureto be built for use in real applications requirescache simulation.Two techniques are used for the cache simulation engine:driven by instrumentation integrated at source level and instrumentationintegrated at runtime by rewriting code on-the-fly. In this paper, we mainly describe the second technique together with a sample code, showing the advantagesand feasibility of this approach. Additionally, in order toallow a comparison, we also give a brief description of theexperience with the source instrumentation technique.