Characterizing computer performance with a single number
Communications of the ACM
Computer architecture and implementation
Computer architecture and implementation
Measuring computer performance: a practitioner's guide
Measuring computer performance: a practitioner's guide
War of the benchmark means: time for a truce
ACM SIGARCH Computer Architecture News
The harmonic or geometric mean: does it really matter?
ACM SIGARCH Computer Architecture News
Cooperative cache partitioning for chip multiprocessors
Proceedings of the 21st annual international conference on Supercomputing
A case for integrated processor-cache partitioning in chip multiprocessors
Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Adaptive multi-level cache allocation in distributed storage architectures
Proceedings of the 24th ACM International Conference on Supercomputing
How to measure useful, sustained performance
State of the Practice Reports
A neural network based methodology for performance evaluation of parallel systems
AI'05 Proceedings of the 18th Australian Joint conference on Advances in Artificial Intelligence
Memory optimization of dynamic binary translators for embedded systems
ACM Transactions on Architecture and Code Optimization (TACO)
Bottle graphs: visualizing scalability bottlenecks in multi-threaded applications
Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications
| Hi-index | 0.00 |