Computation of Approximate Symbolic Pole/Zero Expressions

Authors:
F. Constantinescu;M. Nitescu;C. V. Marin
Affiliations:
“Politehnica” University Bucharest, Romania. florinc@ferrari.lmn.pub.ro;“Politehnica” University Bucharest, Romania;“Politehnica” University Bucharest, Romania
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2004

Citing 5
Cited 0

Computer Aided Design of Microelectronic Circuits and Systems: General Introduction and Analog-Circuit Aspects

Computer Aided Design of Microelectronic Circuits and Systems: General Introduction and Analog-Circuit Aspects
Symbolic Analysis for Automated Design of Analog Integrated Circuits

Symbolic Analysis for Automated Design of Analog Integrated Circuits
Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques

Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques
A Symbolic Pole/Zero Extraction Methodology Based on Analysis of Circuit Time-Constants

Analog Integrated Circuits and Signal Processing
SAPWIN-a symbolic simulator as a support in electrical engineeringeducation

IEEE Transactions on Education

Quantified Score

Hi-index	0.00

Visualization

Abstract

The symbolic LR algorithm using simplification during LR iterations is used for the computation of the approximate symbolic pole/zero expressions. It is shown that this approach is competitive or better with respect to the best known approaches. A two transistor amplifier is redesigned using these formulas.