xDSPcore: A Compiler-Based Configurable Digital Signal Processor

Authors:
Andreas Krall;Ivan Pryanishnikov;Ulrich Hirnschrott;Christian Panis
Affiliations:
Vienna University of Technology;Vienna University of Technology;Vienna University of Technology;Carinthian Tech Institute
Venue:
IEEE Micro
Year:
2004

Citing 4
Cited 3

Iterative modulo scheduling: an algorithm for software pipelining loops

MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
Retargetable compiler technology for embedded systems: tools and applications

Retargetable compiler technology for embedded systems: tools and applications
Register allocation for irregular architectures

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
DSPxPlore: design space exploration methodology for an embedded DSP core

Proceedings of the 2004 ACM symposium on Applied computing

Effective compiler generation by architecture description

Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems
Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures

Journal of Systems Architecture: the EUROMICRO Journal
Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

xDSPcore is a digital signal processor (DSP) architecture that enables time- and space-efficient execution of typical digital signal applications written in high-level languages. Our evaluation shows that the corresponding compiler can use all the DSP features as efficiently as a programmer coding in assembly language.